

Akademia Górniczo-Hutnicza im. Stanisława Staszica w Krakowie

AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY



Single Photon Counting Hybrid Pixel Detector with 85 ns Dead Time, 70 kfps Frame Rate and TSV Option

P. Maj, P. Grybos, R. Szczygiel, P. Kmon

Department of Measurement and Electronics, AGH University of Science and Technology, Krakow, Poland



AGH University of Science and Technology

- AGH
- One of the oldest and biggest Polish technical universities
- 16 faculties, 65 fields of study, more than 200 specializations
- Over 33 000 students
- Over 200 000 graduates
- 2 200 researchers including more than 650 associate and full professors
- Own attended campus area
- ~50% of budget from projects









AGH

Universities and research institutes in Poland involved in Application Specific Integrated Circuit design

- AGH University of Science and Technology, Krakow,
- Institute of Electron Technologies, Warsaw,
- Warsaw University of Technology,
- Technical University of Lodz



EUROPRACTICE statistics - chip design

AGH University:

- IEEE SSCS Chapter Poland
- Cadence Academic Network



HIGH ENERGY PHYSICS (R. Szczygieł, et al.)







RETINA PROJECT, USA (A. Litke, P. Grvboś, et al.)







ASICs for Rigaku Corporation, Japan

Most of designs are mixed-mode ASICs Technology used: 0.35 um => 40 nm or 3D

ASIC for High Energy Physics, X-ray Imaging, Neurobiology Applications

pixel chip in 40nm to solve charge sharing problem

CIRCUITS



D/teX ultra module, Rigaku Corporation, Japan



200

Replacing a conventional scintillation counter with D/teX Ultra on an in-house Xray diffraction (XRD) system, one can reduce the data acquisition time by 1/100, or improve the sensitivity 100 times when the same data acquisition time is applied.



Technical specifications:

- Strip pitch: 0.1 mm
- Strip length: 20 mm
- Channel number: 128
- Count rate: >1x10⁶ counts/strip/s
- Energy Range: 5 30 keV
- Dynamic range: 20 bits
- Trim DAC: 8 bits
- Energy resolution: < 25% (@8keV)
- Control board based on FPGA and a micro controller with ethernet link
- Dimensions: 93(H)×63(W)×151(L) mm³







PXD18k is used in Portable Stress Analyzer – SmartSite RS

The **SmartSite RS is the world's smallest portable stress analyzer** that is especially designed for field analysis. It enables to characterize residual stress of metal parts ranging from large construction projects to individual products, e.g. bridges, maritime vessels, aircraft, aerospace equipment, pipelines, heavy machinery and automobiles.





Applications

- Welded industrial products
- Aircraft & aerospace
- Marines
- Automobile

- Single exposure method
- High-speed 2-dimensional semiconductor detector
- 60 sec. (or less) for stress measurement



Arrangement of head unit and sample



www.rigaku.com



Rigaku Oxford Diffraction in Poland (Wroclaw)



Rigaku Oxford Diffraction now offers the HyPix-6000HE Hybrid Photon Counting (HPC) detector. Like all HPCs, the HyPix-6000HE offers direct X-ray photon counting, single pixel point spread function and extremely low noise. The HyPix-6000HE HPC offers a small pixel size of 100 microns, which allows you to better resolve reflections for long unit cells as well as improving reflection profile analysis. The HyPix-6000HE has a high frame rate of 100 Hz, as well as a unique Zero Dead Time mode providing the ultimate in errorfree shutterless data collection.





www.rigaku.com



Readout type: Integration vs. Single Photon Counting



8









32768 pixels (75x75 μ m²) CMOS 130 nm (~50M transistors) chip size 9.63 × 20.15 mm²

Functionality & parameters:

- single photon counting with energy window,
- input pulse: holes and electrons,
- good matching (offset and gain),
- high count rate, low noise

- continuous readout with high frame rate





P. GRYBOŚ, P. KMON, P. MAJ, R. SZCZYGIEŁ: 32k channel readout IC for single photon counting pixel detectors with 75um pitch, dead time of 85 ns, 9 el rms offset spread and 2% rms gain spread, Transactions on Nuclear Science; 2016 vol. 63, pp. 1155–1161



www.agh.edu.pl



Trimming Capabilities





Offsets spread in large area integrated circuits working in the single photon counting mode vs. pixel pitch – reference and pixel matrix size is speficied for each solution.





www.agh.edu.pl

Measurements with X-ray source (8.4 keV)





High Count Rate Capability

- 1. X-ray tube with Cu anode (8 keV) operated at 45 kV and the current: from 20 mA up 190 mA
 - 2. The results of the threshold scans for nominal setting in bias current of CSA feedback: *lkrum* = 10 nA (SD mode) and *lkrum* = 36 nA (HCR mode)
 - 3. The illuminated detector area with the input pulse rate above 10 Mcps per pixel \Rightarrow 1200 pixels
 - 4. Model of paralyzable photon counter





IIEXC32k mode



| (operating condition) | Charge [e ⁻ rms] | time [ns] |
|----------------------------|-----------------------------|-----------|
| Standard mode | 123 | 232 |
| High Count Rate mode | 163 | 101 |
| Ultra High Count Rate mode | 235 | 85 |

 $N_{OUT} = N_{IN} \exp(-N_{IN}\tau_P)$



www.agh.edu.pl

AG H

Default modes of operation





Zero Dead-Time Mode Phase 1 : DISCR_L \Rightarrow COUNTER_L (N-bits)

Phase 2: DISCR_H \Rightarrow COUNTER_H (N-bits), COUNTER_L(M-bits) \Rightarrow data readout

Number of readout bits N: 2 / 4 / 8 / 14



Double pulse

UFXC can distinguish two photons hitting the detector within 84 ns with single threshold

UFXC can distinguish two photons hitting the detector at the same time with two thresholds





Fig. 1. The novel detector timing diagram applicable to two pulse XPCS. Varying the time delay ΔT between the gate 1 and 2 signals allows measurement of time correlation functions at small delay times. Note that the time difference between pulses in the two channels can be much smaller than the overall frame pair rate.



Burst mode of operation



UFXC32K 2-chip module Camera



2-chip module for wire-bonding (ASIC side)



2-chip module (sensor side)



Successful tests at:

- synchrotron sources
- diffractometers





Images with UFXC using 2-chip module



rhinoceros beetle





giant hornet

l/mm







AGH

2-chip module with TSV





Submitted to IEEE TNS 2017



TSV & backside RDL



www.agh.edu.pl



2-chip module with TSV





| Parameter | Si | Ge | GaAs | CdTe | CdZnTe |
|---|------|------|-------|--------|---------------|
| Average Z | 14 | 32 | 31/33 | 48/52 | 48/30/52 |
| Energy bandgap [eV] | 1.12 | 0.67 | 1.43 | 1.44 | ~1.6 |
| Density [g/cm³] | 2.3 | 5.3 | 5.4 | 6.1 | 5.8 |
| Energy for e-h pair generation [eV] | 3.64 | 2.96 | 4.2 | 4.43 | ~4.6 |
| Mobility [cm ² /Vs] | | | | | |
| - electrons | 1350 | 1900 | 8000 | 1100 | ~ 1000 |
| - holes | 480 | 3900 | 400 | 100 | $\sim \! 100$ |
| Carrier lifetime | ~250 | 250 | 0.001 | ~0.1-2 | ~0.1-2 |
| [µs] | | | -0.01 | | |
| | | | | | |



UFCX32k with CdTe – 750 μm thick (detector bias @ 400V)





UFCX32k with CdTe

Examples of raw X-ray radiograms of micro SD card taken with X-rays of energy 17.4 keV and the UFXC32k chip bump-bonded to

a) CdTe detector (750 μm thick)
 3x higher efficiency



b) Si detector (320 μ m thick)





CdTe detector, pitch 75 μ m, thickness 750 μ m charge sharing clearly visible (photon energy 17.4 keV)



Charge sharing:

- some chips implement algorithms to solve the problem (i.e. Medipix3RX, PIXI-III, miniVIPIC, Chase Jr, etc),
- several groups use charge sharing to improve position sensitive resolution (ofen used method – center of gravity)



Normalized integral spectra





The first solution of this problem was proposed by CERN and consequently it was implemented in the Medipix III chip. However, due to pixel-to-pixel threshold dispersions and some imperfections of the simplified algorithm, the hit allocation was not functioning properly.

Charge sharing (energy distortion, hit position uncertainity) Example of simulated integral spectra: 8 keV photons is Si detector 300um thik, diffrent pixel size AGH 500





The pixel ICs with compensation of charge sharing:

- Medipix3RX,
- PIXIE.
- miniVIPIC. ٠
- Chase Jr.

IEEE UKSim, 2013

Solving the charge sharing problem - C8P1 algorithm

1) pulse at summing node is above a threshold

2) comparision of pulse amplitude in a single pixel with its 8 neighbours

Selected pixel: one of its summing node is above the threshold AND all <u>8 comparators</u> point out this pixel

*A. Baumbaugh, G. Carini, G. Deptuch, P. Grybos, J. Hoff, P. Maj, P. Siddons, R. Szczygiel, M Trimpl, R. Yarema, Analysis of Full Charge Reconstruction Algorithms for X-Ray Pixelated Detectors, Proceedings of IEEE NSS 2011, Valencia, Spain, Page(s): 660 – 667, Publication Year: 2011,





Single pixel architecture and inter-pixel communication -SPC chip in 40 nm technology



FAST signal processing path: CSA + SHAPERfast (t_{peak} =48ns) - SUMMING \Rightarrow **TOTAL CHARGE**

SLOW signal processing path:

CSA + SHAPERslow (t_{peak}=80ns) – COMPARISION \Rightarrow HIT ALLOCATION

P. Maj, et al..IEEE Trans. Nucl. Sci., vol. 62, 2015, pp. 359-36.



MATCHING:

1) Shfast: 7-bit offset trim

2) Shslow: 3-bit gain tim

3) COMP: auto-zero correction trigged by DISCR output

4) Latching of COMP triggered by DISCR rising edge is controlled by timing curcuitry ; 5 bit trim
5) Additionally: CSA – 3-bit gain control



Layout (TSMC 40nm)

Single pixel 100x100 um²





Chip 2.5x4 mm² pixel matrix 18×24



Chip photo



Because in our case the bump bonding is done on the chip-to-chip basis it has pitch limitation. As a result of that, the prototype has the pixel size of **100 x 100 µm²**, despite the fact that significantly smaller pixels could be achieved in this technology node.



Standard counting vs. C8P1 (X-ray measurements)

The module tests:

- the APS at the ANL, the 1BM-B beam line
- 8 keV energy beam (target for future application),
- the pinhole diameter 3.5 µm
- the beam intensity of 10-30 kphotons/s per pixel
- Step motor -XY positions adjusted with step 5 um



Example of measure integral spectra







Charge shared between 4 pixels (P1, P2, P3, P4)



XY scaning with step 5 um (pencil beam ϕ = 3.5um) - ANL



A. Krzyzanowska et. al Submitted to IEEE TNS 2017 Can we count faster in single photon counting mode? 32
 New algorithms for elimination of charge sharing are necessary.

Ultra fast single photon counting IC in CMOS 40 nm





Input count rate [Mcps]

Output count rate [Mcps]



Layout of a pixel – **pitch 100 um:** 1 – CSA, 2 – Threshold setting block, 3 - Discriminator, 4 – Counter and logic

| | [| Mode This wo | | vork | |
|-----------|-----------------------|---|---------|---------|--|
| 46M | | | FAST_HC | FAST | |
| | | Process | 40 n | m | |
| | | Pixel size [µm ²] | 100×1 | 100×100 | |
| 12M | | Power/pix. [µW] | 103 | 46 | |
| | | ENC [e⁻ rms] | 185 | 212 | |
| 8M | | 10% dead time loss input | 10 M | 10 14 | |
| | | rate [#] [cps/pixel] | I Z IVI | I∠ IVI | |
| 4M | | 10% dead time loss input | 120 | 120 | |
| | 4M 8M 12M 16M 20M 24M | rate [#] [photons mm ⁻² s ⁻¹] | 1.2 G | 1.2 G | |

[#] for count ratio $N_{OUT}/N_{IN} = 0.9$

Measured with low energy X-ray of 8 keV data for > 100 pixels

R. Kleczek, et al., IISW, Hiroshima 2017

33

Pixel Readout with Asynchronous Approximation of a Center of Gravity of a Charge Distribution from a Radiation Conversion Event

New approach based on pattern recognition. Allocate a hit to a single pixel basing only on the form of the area affected by the charge cloud

Advantages:

- Limited analog processing circuitry (shaper/amplifier, summing node, discriminator).
- Shorter hit processing time.

Challenges:

- Dealing with asynchronous nature of the events
- Identification of pixels belonging to the same event.
- Hit allocation algorithm.

P.Otfinowski, G. Deptuch, P. Maj Submitted to IEEE JSSC 2017



Formation phase \Rightarrow Contraction phase \Rightarrow Resolution phase

Tested prototype in GF 55nm (digital part only)





Parameter

Summary

ASIC Design Group Department of Measurements and Electronics AGH University of Science and Technology, Krakow, Poland http://www.kmet.agh.edu.pl/www/asics

| Process | 130 nm |
|--|--------------------|
| Chip area [mm ²] | 9.6 ×20.1 |
| Pixel matrix | 128×256 |
| Pixel size [µm²] | 75×75 |
| Power/pix. [µW] | 26 |
| Input pulses | holes or electrons |
| Offset spread [e⁻ rms rms] | 8.5 |
| Gain spread [std/mean %] | 1.9 |
| ENCmin wit Si detector [e⁻ rms] ENCmin wit CdTe detector [e⁻ rms] | 123 125 |
| Front-end dead time – min [ns] | 85 |
| Double threshold | Yes |
| Counters per pixel | 2 ×14-bit |
| TSV option | Yes |
| Frame rate max [kHz] (readout bits) | 50 (2-bit) |

Value



This work has been supported by the National Center for Research and Development, Poland PBS1/A3/12/2012 in the years 2012-2016 and by the National Science Center, Poland under Contract No. UMO-2016/21/B/ST7/02228, 35